Memory Interface

Introduction

- Simple or complex, every microprocessor-based system has a memory system.
- Almost all systems contain two main types of memory: read-only memory (ROM) and random access memory (RAM) or read/write memory.
- This chapter explains how to interface both memory types to the Intel family of microprocessors.

Objectives Upon completion of this chapter, you will be able to:

- Decode the memory address and use the outputs of the decoder to select various memory components.
- Explain how to interface both RAM and ROM to a microprocessor.
- Interface memory to an 8-, 16-bit data bus.
- Interface dynamic RAM to the microprocessor.

MEMORY DEVICES

- Before attempting to interface memory to the microprocessor, it is essential to understand the operation of memory components.
- In this section, we explain functions of the four common types of memory:
 - read-only memory (ROM)
 - Static random access memory (SRAM)

Memory Pin Connections



Figure A pseudomemory component illustrating the address, data, and control connections

Address Connections

- Memory devices have address inputs to select a memory location within the device.
- Almost always labeled from A_0 , the least significant address input, to A_n
 - where subscript n can be any value
 - always labeled as one less than total number of address pins
- A memory device with 10 address pins has its address pins labeled from A₀ to A₉.
- The number of address pins on a memory device is determined by the number of memory locations found within it.
- Today, common memory devices have between 1K (1024) to 1G (1,073,741,824) memory locations.
 - with 4G and larger devices on the horizon
- A 1K memory device has address pins.
 - therefore, 10 address inputs are required to select any of its 1024 memory locations
- It takes a 10-bit binary number to select any single location on a 1024-location device.
 - 1024 different combinations
 - if a device has address connections, it has 2048 (2K) internal memory locations
- The number of memory locations can be extrapolated from the number of pins.

Data Connections

- All memory devices have a set of data outputs or input/outputs.
 - today, many devices have bidirectional common I/O pins
 - data connections are points at which data are entered for storage or extracted for reading
- Data pins on memory devices are labeled D₀ through D₇ for an 8-bit-wide memory device.
- An 8-bit-wide memory device is often called a **byte-wide** memory.
 - most devices are currently 8 bits wide,
 - some are 16 bits, 4 bits, or just 1 bit wide
- Catalog listings of memory devices often refer to memory locations times bits per location.
 - a memory device with 1K memory locations and 8 bits in each location is often listed as
 - a 1K \times 8 by the manufacturer
- Memory devices are often classified according to total bit capacity.

Selection Connections

- Each memory device has an input that selects or enables the memory device.
 - sometimes more than one
- This type of input is most often called a **chip select** (G2A) **chip enable** (CE) or simply **select** (S) input.
- RAM memory generally has at least one or input, and ROM has at least one
- If more than one CE connection is present, all must be activated to read or write data.

Control Connections

- All memory devices have some form of control input or inputs.
 - ROM usually has one control input, while RAM often has one or two control inputs
- Control input often found on ROM is the **output enable** or **gate** connection, which allows data flow from output data pins.
- The OE connection enables and disables a set of three-state buffers located in the device and must be active to read data.
- RAM has either one or two control inputs.
 - if one control input, it is often called R/W
- If the RAM has two control inputs, they are usually labeled WE (or W), and OE (or G).
 - write enable must be active to perform memory write, and OE active to perform a memory read
 - when the two controls are present, they must never both be active at the same time
- If both inputs are inactive, data are neither written nor read.
 - the connections are at their high-impedance state

ROM Memory

• Read-only memory (ROM) permanently stores programs/data resident to the system.

- and must not change when power disconnected

- Often called nonvolatile memory, because its contents *do not* change even if power is disconnected.
- A device we call a ROM is purchased in mass quantities from a manufacturer.
 - programmed during fabrication at the factory
- The EPROM (erasable programmable read-only memory) is commonly used when software must be changed often.
 - or when low demand makes ROM uneconomical
 - for ROM to be practical at least 10,000 devices must be sold to recoup factory charges
- An EPROM is programmed in the field on a device called an EPROM programmer.
- Also erasable if exposed to high-intensity ultraviolet light.
 - depending on the type of EPROM
- PROM memory devices are also available, although they are not as common today.
- The PROM (programmable read-only memory) is also programmed in the field by burning open tiny NI-chrome or silicon oxide fuses.
- Once it is programmed, it cannot be erased.
- A newer type of read-mostly memory (RMM) is called the flash memory.
 - also often called an EEPROM (electrically erasable programmable ROM)
 - EAROM (electrically alterable ROM)
 - or a NOVRAM (nonvolatile RAM)
- Electrically erasable in the system, but they require more time to erase than normal RAM.
- The flash memory device is used to store setup information for systems such as the video card in the computer.

- Flash has all but replaced the EPROM in most computer systems for the BIOS.
 - some systems contain a password stored in the flash memory device
- Flash memory has its biggest impact in memory cards for digital cameras and memory in MP3 audio players.
- Figure 10–2 illustrates the 2716 EPROM, which is representative of most common EPROMs.

TM\$4018 . . . NL PACKAGE (TOP VIEW)

	10 million 1		
A7	II	J24	Vcc
AB	2	23	AB
A5[3	22] A9
A4	4	21]
AB	5	20]G
A2	6	19	A10
A1	7	18	s
AO	в	17	DOS
DOIL	9	16	007
002C	10	15	006
003	11	14	005
VssE	12	13	004

PIN NOMENCLATURE						
A0 - A10	Addresses					
DQ1 DQB	Date In/Date Out					
G	Output Enable					
ड	Chip Salect					
Vcc	+5 V Supply					
VSS	Ground					
W	Write Enable					

- One important piece of information provided by the timing diagram and data sheet is the memory access time
- that is the time it takes the memory to read information

Static RAM (SRAM) Devices

- Static RAM memory devices retain data for as long as DC power is applied.
- Because no special action is required to retain data, these devices are called **static memory**.
 - also called volatile memory because they will not retain data without power
- The main difference between ROM and RAM is that RAM is written under normal operation, whereas ROM is programmed outside the computer and normally is only read.



FIGURE 7-8 Basic six-transistor static memory cell. (From J. Uffenbeck, Microcomputers and Microprocessors: The 8080, 8085, and Z-80. Prentice Hall, Englewood Cliffs, NJ, 1991.)

- Fig 10–4 illustrates the 4016 SRAM,
 - a 2K \times 8 read/write memory
- This device is representative of all SRAM devices.
 - except for the number of address and data connections.
- The control inputs of this RAM are slightly different from those presented earlier.
 - however the control pins function exactly the same as those outlined previously
- Found under part numbers 2016 and 6116.



- SRAM is used when the size of the read/write memory is relatively small
- today, a small
 memory is less than
 1M byte

Figure 10–4 The pin-out of the TMS4016, 2K × 8 static RAM (SRAM). (Courtesy of Texas Instruments Incorporated.)

Dynamic RAM (DRAM) Memory

- Available up to $256M \times 8$ (2G bits).
- DRAM is essentially the same as SRAM, except that it retains data for only 2 or 4 ms on an integrated capacitor.



FIGURE 7-9 Dynamic RAMs use an MOS transistor and capacitor as the basic storage cell. Particular cells are selected via a row and column address.

- •
- After 2 or 4 ms, the contents of the DRAM must be completely rewritten (*refreshed*).
 - because the capacitors, which store a logic 1 or logic 0, lose their charges
- In DRAM, the entire contents are refreshed with 256 reads in a 2- or 4-ms interval.
 - also occurs during a write, a read, or during a special refresh cycle
- DRAM requires so many address pins that manufacturers multiplexed address inputs.
- Figure 10–7 illustrates a 64K × 4 DRAM, the TMS4464, which stores 256K bits of data.
 - note it contains only eight address inputs where it should contain 16—the number required to address 64K memory locations

SRAM Interface Examples

To interface means to connect in a compatible manner. When interfacing memory, all the three system buses – the address, control and data buses – are involved.

Interfacing the HM62864

	۲	IM62864	LFP Serie	s	HM62864LT Series					
	NC 14 A14 412 47 A6 43 A3 44 A1 40 1000 101	1 2 3 4 5 6 7 8 9 10 11 12 13 14	~~~	32 V _{CC} A 31 A15 A 30 CS2 A 29 WE C 28 A13 V 27 A8 A 26 A9 A 25 A11 A 24 OE A 23 CS1 A 21 I/07 A 20 I/06 I9	11 2 3 1 4 5 6 7 8 9 10 1 11 1 2 3 1 4 5 1 6 7 8 9 10 10 10 10 10 10 10 10 10 10	(Top view)	32 DOE 31 DOE 31 DOE 29 DUOS 29 DUOS 27 DUOS 26 DUO 26 DUO 26 DUO 26 DUO 26 DUO 20 DAA 100 20 DAA 100 21 DUO 20 DAA 100 21 DUO 20 DAA 100 21 DOS 23 DUO 24 DUO 25 DUO 26 DUO 26 DUO 26 DUO 26 DUO 26 DUO 26 DUO 27 DUO 28 DUO 29 DUO 20 DUO			
	1/02	15 16		18 UO4 17 UO3						
Pin I	Decorin	tion								
Pin I	Descrip	tion								
Pin I	Descrip ame	tion Fu	inction							
Pin I Pin Na A0 to	Descrip ame A15	tion Fu Ad	inction ddress		_					
Pin I Pin Na A0 to	Descrip ame A15 o I/O7	tion Fu At	inction ddress put/output	*						
Pin I Pin Na A0 to I/O0 ta CS1	Descrip ame A15 o I/O7	tion Fu At In Ci	inction ddress put/output hip select	1	2 7 2					
Pin N Pin N A0 to I/O0 to CS1 CS2	Descrip ame A15 o I/O7	tion Fu Ar In Cl	inction ddress put/output hip select hip select	1						
Pin I Pin Na A0 to I/O0 to CS1 CS2 WE	Descrip ame A15 o I/O7	tion Fu Ac Cl Cl W	inction ddress put/output hip select hip select frite enable	1						
Pin N A0 to I/O0 to CS1 CS2 WE OE	Descrip ame A15 o I/O7	tion Fu Ar Ci Ci Ci W O	inction ddress put/output hip select hip select frite enable utput enable	1 2 9 Ne						
Pin Na A0 to I/O0 to CS1 CS2 WE OE NC	Descrip ame A15 o VO7	tion Fu Ad CI CI W O N	inction ddress put/output hip select hip select frite enable utput enab	1 2 s ke on						
Pin N A0 to I/O0 to CS1 CS2 WE OE NC V _{cc}	Descrip ame A15 o VO7	tion Fu Ar Ci Ci Ci W O N R	inction ddress put/output hip select hip select rite enable utput enab o connecti ower supp	1 2 2 ke on by						
Pin N A0 to 1/00 tr CS1 CS2 WE OE NC V _{cc} V _{s6}	Descrip ame A15 o I/O7	tion Fu Ad Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl	inction ddress put/output hip select hip select frite enable utput enable o connecti ower supp round	t 2 a Xe on						
Pin I Pin Na A0 to I/O0 tr CS2 WE OE NC V ₆₀ V ₅₀ Fund	Descrip ame A15 o VO7	tion Fu Art Cl Cl Cl W O N Cl Sl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl Cl	inction ddress put/output hip select hip select frite enable utput enab o connecti ower supp round	1 2 9 Ne on by						
Pin I Pin Na A0 to . I/O0 to CS1 CS2 WE OE NC V ₀₀ Fund CS1	Descrip ame A15 o VO7 ction Ta	tion Fu Art Cl Cl Cl W O N V Pr G B B D E O E	Inction ddress put/output hip select inte enable utput enable oconnecti ower supp round WE	1 2 9 Ne on Ny Mode	- 	VO Pin	Ref. Cycle			
Pin N A0 to . I/O0 to CS1 CS2 WE OE NC V ₆₀ V ₆₀ Func CS1 H	Descrip ame A15 o 1/07 ction T: CS2 X	tion Fu Ar Cl Cl Cl W O Nr G G Able OE X	Inction ddress put/output hip select thip select ifrite enable utput enable connectio ower supp round WE X	1 2 3 ske on by Mode Not selected		VO Pin High-Z	Ref. Cycle			
Pin I Pin Ni A0 to . I/O0 to CS1 CS2 WE OE NC Voc Voc Voc CS1 Func CS1 H X	Descrip ame A15 o 1/07 ction T: CS2 X L	tion Fu Ar Cl Cl Cl Cl VW O No No Pr G G Able OE X X	Inction ddress put/output hip select trite enable utput enable oconnecti ower supp round WE X X	1 2 3 ske on by Mode Not selected Not selected	V _{cc} Current I _{na} , I _{uan}	VO Pin High-Z High-Z	Ref. Cycle			
Pin I Pin Ni A0 to . I/O0 tc CS1 CS2 W/E OE NC Voc Voc CS1 Func CS1 H X L	Descrip ame A15 o 1/07 ction T: CS2 X L H	tion Fu Ad Cl Cl Cl Cl Cl Cl Nu Pr Gu Able OE X H	Inction ddress put/output hip select trite enable utput enable oconnecti ower supp round WE X X H	1 2 3 ske on by Mode Not selected Not selected Output disable	V _{cc} Current I ₁₀₀ , I ₁₀₀ ,	VO Pin High-Z High-Z High-Z	Ref. Cycle			
Pin I Pin Na A0 to I/O0 ta CS1 CS2 WE OE NC Voc Voc Fund CS1 K Voc CS1 K L L	Descrip ame A15 o 1/07 ction T: CS2 X L H H	tion Fu Ar Cl Cl Cl Cl Cl Cl No No No No No No No No No No No No No	Inction ddress put/output hip select trite enable utput enable oconnecti ower supp round WE X X H H	1 2 3 ske on on ky Mode Not selected Not selected Output disable Read	V _{cc} Current I ₁₀₀ , I ₁₀₀ , I ₁₀₀ , I ₁₀₀ ,	VO Pin High-Z High-Z High-Z Dout	Ref. Cycle			
Pin I Pin Ni A0 to I/O0 tr CS1 CS2 WE OE NC Voc Voc CS1 Voc Voc CS1 L L L L	Descrip ame A15 o VO7 ction Ta ction Ta ction Ta ction Ta ction Ta	tion Fu Ar Cl Cl Cl Cl Cl No No No No No No No No No No No No No	inction ddress put/output hip select trite enable utput enable o connecti ower supp round WE X X H H	1 2 2 3 Ne on Not selected Not selected Output disable Read Wirite	V _{cc} Current I ₁₀₀ , I ₁₀₀ , I ₁₀₀ , I ₁₀₀ , I ₁₀₀ , I ₁₀₀ ,	VO Pin High-Z High-Z High-Z Dout Dim	Ref. Cycle — — Read cycle (1) to (3 Write cycle (1)			

Note: X: High or Low

FIGURE Specifications for the HM62864 64K x 8 SRAM.

Interfacing the 8088 procesor



FIGURE 64K x 8 8088 SRAM interface. Only a single memory chip is required.

ADDRESS DECODING

- In order to attach a memory device to the microprocessor, it is necessary to decode the address sent from the microprocessor.
- Decoding makes the memory function at a unique section or partition of the memory map.
- Without an address decoder, only one memory device can be connected to a microprocessor, which would make it virtually useless.

Why Decode Memory?

- The 8088 has 20 address connections and the **HM62864** has 16 connections.
- The 8088 sends out a 20-bit memory address whenever it reads or writes data.
 - because the HM62864 has only 16 address pins, there is a mismatch that must be corrected
- The decoder corrects the mismatch by decoding address pins that do not connect to the memory component.

Simple NAND Gate Decoder

- When the $64K \times 8$ SRAM is used, address connections A_{15} - A_0 of 8088 are connected to address inputs A_{15} - A_0 of the SRAM.
 - the remaining four address pins (A₁₉–A₁₆) are connected to a NAND gate decoder
- The decoder selects the SRAM from one of the 64K-byte sections of the 1M-byte memory system in the 8088 microprocessor.
- In this circuit a NAND gate decodes the memory address, as seen in the following figure.
- If the 20-bit binary address, decoded by the NAND gate, is written so that the leftmost nine bits are 1s and the rightmost 11 bits are don't cares (X), the actual address range of the SRAM can be determined.

- a *don't care* is a logic 1 or a logic 0, whichever is appropriate
- Because of the excessive cost of the NAND gate decoder and inverters often required, this option requires an alternate be found.



FIGURE Example of an address decoder for the 8088 memory interface in previous figure. The memory will be enabled only when A19-A16 = 1110.



FIGURE Memory map for the 8088 interface and decoder. The 64K SRAM is mapped to the address range E0000H to EFFFFH.



FIGURE Decoder to map the SRAM to the range C0000-CFFFFH.

Interface between memory and 8086

Even and Odd Memory Banks

Two SRAMs are needed. One stores the even bytes and connects to D_0 - D_7 , the other stores the odd bytes and connects to D_8 - D_{15} .



FIGURE 128K x 8 8086 SRAM interface.





Fig 1. Logic symbol

Table 3. Function table [1]													
Input						Outp	Output						
Ē1	E2	E3	A0	A1	A2	¥0	<u></u> <u> </u>	<u>¥</u> 2	<u>¥</u> 3	<u>¥</u> 4	<u>¥</u> 5	¥6	<u>7</u> 7
Н	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	Х	L	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	L	Н	Н	L	L	Н	L	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	L	Н	Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care

Figure The 74LS138 3-to-8 line decoder and function table.

Sample Decoder Circuit



Figure A circuit that uses eight 2764 EPROMs for a $8K \times 8$ section of memory in an 8088 microprocessor-based system. The addresses selected in this circuit are F0000H–FFFFFH

- The outputs of the decoder in the figure, are connected to eight different 2764 EPROM memory devices.
- The decoder selects eight 8K-byte blocks of memory for a total capacity of 64K bytes.
- This figure also illustrates the address range of each memory device and the common connections to the memory devices.
 - all address connections from the 8088 are connected to this circuit.
 - the decoder's outputs are connected to the CE inputs of the EPROMs,
 - the RD signal from the 8088 is connected to the OE inputs of the EPROMs
- In this circuit, a three-input NAND gate is connected to address bits $A_{19}-A_{17}$.
- When all three address inputs are high, the output of this NAND gate goes low and enables input G2B of the 74LS138.
- Input G1 is connected directly to A₁₆.
- In order to enable this decoder, the first four address connections $(A_{19}-A_{16})$ must all be high.
- Address inputs C, B, and A connect to microprocessor address pins A₁₅-A₁₃.
- These three address inputs determine which output pin goes low and which EPROM is selected whenever 8088 outputs a memory address within this range to the memory system.



An 8086 1 M byte memory interface. Note that no attempt is made to illustrate RD, WR, and the DRAM selection inputs.

Figure Separate bank decoders.





The Dual 2-to-4 Line Decoder (74LS139)

- Figure illustrates both the pin-out and the truth table for the 74LS139 dual 2-to-4 line decoder.
- 74LS139 contains two separate 2-to-4 line decoders—each with its own address, enable, and output connections.
- A more complicated decoder using the 74LS139 decoder appears in the figure.



TRUTH TABLE

	INPUTS	5	OUTPUTS					
E	A ₀	A ₁	00	0 ₁	02	03		
Н	Х	Х	Н	Н	Н	Н		
L	L	L	L	Н	Н	Н		
L	Н	L	Н	L	Н	Н		
L	L	Н	Н	Н	L	Н		
L	Н	Н	Н	Н	Н	L		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care